

**Silicon N-Channel Junction FET**

**Description**

The 2SK125 is an N-Channel silicon junction type field effect transistor developed for low-noise amplification at frequencies up to UHF. It is especially suitable for when a wide dynamic range is required.

**Features**

- High power gain  
12.5 dB (Typ.)  
(f = 100 MHz Gate grounded)
- Low noise figure  
1.5 dB (Typ.)  
(f = 100 MHz Gate grounded)
- Wide dynamic range  
3rd intermodulation distortion  
-52 dB (Typ.)  
(f = 100 MHz at 100 dB $\mu$  input)
- Small inverse transfer coefficient  
 $|S_{12}| = 0.035$  (Typ.)  
(f = 500 MHz Gate grounded)

**Structure**

Silicon N-Channel junction FET.

**Application**


UHF band amplification, mixing, oscillation, analog switches.

**Absolute Maximum Ratings (Ta = 25°C)**

• Drain to gate voltage	V <sub>DG0</sub>	35	V
• Source to gate voltage	V <sub>SG0</sub>	35	V
• Drain current	I <sub>D</sub>	100	mA
• Gate current	I <sub>G</sub>	10	mA
• Channel temperature	T <sub>J</sub>	120	°C
• Storage temperature	T <sub>stg</sub>	-50 to +120	°C
• Allowable power dissipation	P <sub>D</sub>	300	mW

**Package Outline**

Unit: mm




Electrical Characteristics

Ta = 25°C

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Gate cutoff current	IGSS	VGS = -15V, VDS = 0			-10	nA	
Gate to source voltage	VGSS	IG = 10μA, VDS = 0	-35			V	
Drain current	IDSS	VDS = 10V, VGS = 0 P.W = 300μs	40		75	mA	
Gate to source cutoff voltage	VGS(OFF)	VDS = 10V, ID = 100μA	-2		-6	V	
Forward transfer conductance	Yfs	VDS = 10V, ID = 10mA f = 1 kHz	10	14		mS	
Reverse transfer capacitance	Crss	VDS = 10V, IS = 0mA f = 1 MHz, source grounded		2.6	3	pF	
Power gain	PG	VDS = 10V, ID = 10mA f = 100 MHz, BW = 2.8 MHz	*1	10	12.5	dB	
Noise figure	NF	VDS = 10V, ID = 10mA f = 100 MHz, BW = 2.8 MHz At the NF of the amplifier in the next stage is 4.2 dB	*1		1.8	2.5	dB
Intermodulation distortion	IMD	VDS = 10V, ID = 10mA, f1 = 100 MHz, f2 = 100.1 MHz, at 100 dBμ input	*2	-45	-52	dB	
Junction to ambient thermal resistance	θj-a				190	°C/W	

Note) \*1. See the 100 MHz, PG, NF, test circuit.  
\*2. See the 100 MHz IMD test circuit.

Mark



Classification


Rank	IDSS (mA) VDS = 10V VGS = 0V
2	40 to 75
3	40 to 52
4	48 to 63
5	57 to 75

## Standard Circuit Design Data

Ta = 25°C



Item	Symbol	Condition	Typ.	Unit
Input resistance	$r_{ig}$	$V_{DG} = 10V, I_D = 10\text{ mA}$ $f = 100\text{ MHz}$	70	$\Omega$
Input capacitance	$C_{ig}$		3.0	pF
Output resistance	$r_{og}$		5	k $\Omega$
Output capacitance	$C_{og}$		3.0	pF
Power gain	PG	$V_{DG} = 10V, I_D = 10\text{ mA}$ $f = 500\text{ MHz}, BW = 12\text{ MHz}$	7.0	dB
Noise figure	NF		4.0	dB
Reverse transfer coefficient	$ S_{12} $	$V_{DG} = 10V, I_D = 10\text{ mA}$ $f = 500\text{ MHz}$	0.035	
Equivalent input noise voltage	$\bar{e}_n$	$V_{DS} = 10V, I_D = 10\text{ mA}$ $f = 1\text{ kHz}$	3	nV/ $\sqrt{\text{Hz}}$
Drain source ON resistance	$R_{(ON)}$	$I_D = 10\text{ mA}, V_{GS} = 0V$	35	$\Omega$
Drain cutoff current	$I_{D(OFF)}$	$V_{DS} = 10V, V_{GS} = -10V$	0.1	nA

## 100 MHz PG, NF Test Circuit





- L1 : 0.45  $\phi$ mm polyurethane wire  $\phi$ 3 mm 10.5 t  
 L2, L3 : 0.45  $\phi$ mm polyurethane wire  $\phi$ 3 mm 5.5 t


**Output Characteristics**




**Transfer Characteristics**



Feedback capacitance vs. Drain gate voltage







Common-gate power gain noise figure vs. Drain current







Common Gate Y-Parameter



- Drain current characteristics ( $V_{DG} = 10V, f = 100\text{ MHz}$ )
- - - Drain gate voltage characteristics ( $I_D = 10\text{ mA}, f = 100\text{ MHz}$ )



Common Gate Y-Parameter vs. Frequency (V<sub>DG</sub> = 10V, I<sub>D</sub> = 10mA)





Common Gate S-Parameter vs. Frequency (V<sub>DG</sub> = 10V, I<sub>D</sub> = 10 mA)








Intermodulation distortion characteristics



Block Diagram for IMD Measurement



100 MHz IMD Test Circuit



- L1 : 0.45  $\phi$ mm polyurethane wire 3  $\phi$  mm 10.5 t
- L2, L3 : 0.45  $\phi$ mm polyurethane wire 3  $\phi$  mm 5.5 t

Derating curve

